CLAIMS:

, 1

- 1. A radio frequency identification device comprising:
- a monolithic integrated circuit including a receiver, a transmitter, and a microprocessor.
- 2. A radio frequency identification device in accordance with claim 1 wherein the receiver and transmitter together define an active transponder, and wherein the device comprises a battery supplying power to the integrated circuit.
 - 3. A radio frequency/identification device comprising:
- a monolithic integrated dircuit including a receiver, a transmitter which can operate at frequencies above 400 MHz, and a microprocessor.
 - 4. A radio frequency identification device comprising:
- a monolithic integrated circuit including a receiver, a transmitter which can operate at frequencies above 1 GHz, and a microprocessor.
 - 5. A radio frequency identification device comprising:
- a monolithic integrated circuit including a transmitter, a microprocessor, and a receiver which can receive and interpret signals having frequencies above 400 MHz.

1	6. A radio frequency identification device comprising:
2	a monolithic integrated circuit including a transmitter, a
3	microprocessor, and a receiver which can receive and interpret signals
4	having frequencies above 1 GHz.
5	
6	7. A radio frequency identification device comprising:
7	a monolithic integrated circuit including a receiver, a microwave
8	transmitter, and a microprocessor.
9	
10	8. A radio frequency identification device in accordance with
11	claim 7 wherein the receiver and transmitter together define an active
12	transponder.
13	
14	9. A radio frequency identification device in accordance with
15	claim 7 wherein the receiver is a microwave receiver.
16	
17	10. A radio frequency identification device comprising:
18	a monolithic integrated/circuit including a microwave receiver, a
19	transmitter, and a microprodessor.
20	
21	11. A radio frequency identification device in accordance with
22	claim 10 wherein the receiver and transmitter together define an active
23	transponder.
24	

I

. 22

12. A radio frequency identification device in accordance with
claim 10 wherein the transmitter is a microwave ransmitter.
13. A radio frequency identification device comprising:
a single die including a receiver, /a transmitter, and a
microprocessor, the die having a size less than 90,000 mils ² .
14. A radio frequency identification device in accordance with
claim 13 wherein the die has a size less than 300 x 300 mils ² .
15. A radio frequency identification device in accordance with
claim 13 wherein the die has a size less than 37,500 mils ² .
16. A radio frequency identification device in accordance with
claim 13 wherein the die has a size less than 250 x 150 mils ² .
17. A radio frequency identification device comprising:
a single die including a receiver, a transmitter, and a
microprocessor, the die having a size of substantially 209 by substantially
116 $mils^2$.
18. A radio frequency identification device comprising:
a single die integrated circuit including a receiver, a transmitter,
and a microprocessor.

	19.	Α	radio	frequenc	cy ide	ntification	device	in f	accord	ance	with
						transmitte		- /			
transp	ond	ler, ar	nd whe	rein the	devic	e comprise	s a ba	ttery	supply	ing	power
to th	e in	tegrat	ed cir	cuit.				,			

- 20. A radio frequency identification device comprising:
- a single die with a single metal layer including a receiver, a transmitter, and a microprocessor.
- 21. A radio frequency identification device in accordance with claim 20 wherein the receiver and transmitter together define an active transponder, and wherein the device comprises a battery supplying power to the integrated eircuit.
 - 22. A radio frequency identification device comprising:
- a single die integrated circuit including a receiver, a transmitter, and a microprocessor formed using a single metal layer processing method.
- , 23. A radio frequency identification device in accordance with claim 22 wherein the receiver and transmitter together define an active transponder, and wherein the device comprises a battery supplying power to the integrated circuit.

	24. A rad	io freq	luency	identificati	on system	cg	mprising:	
	an integrate	d circu	iit inc	luding a re	ceiver, an	d/a	transmitte	r; and
	an antenna	coupled	d to th	ne integrate	d circuit,	the	integrated	circuit
being	responsive	to 1	adio	frequency	signals	of	multiple	carrier
freque	ncies.			h				

- 25. A radio frequency identification system in accordance with claim 24 wherein the receiver comprises a Schottky diode detector.
- 26. A radio frequency identification system in accordance with claim 24 wherein the transmitter comprises a modulated backscatter transmitter.
- 27. A radio frequency identification system in accordance with claim 24 wherein the integrated circuit receives commands from an interrogator transmitting a radio frequency signal including a series of digital data bits modulated on a carrier, the carrier having a carrier frequency, wherein the integrated circuit uses the frequency of data bits modulated on the carrier but does not use the carrier frequency.

1	$\ $
2	
3	
4	
5	
6	
7	
8	
9	
10 11	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	

28.	Α	radio	frequency	identification	device	comprising:
-----	---	-------	-----------	----------------	--------	-------------

transponder circuitry formed in a monolithic integrated circuit comprising both transmitting and receiving circuits of the transponder circuitry;

a power supply operably associated with the transponder circuitry;

an antenna operably associated with the transponder circuitry.

- 29. A radio frequency identification device comprising:
- a monolithic semiconductor integrated circuit including a receiver and a transmitter;

means for applying a supply of power to the integrated circuit device from a battery; and

means for configuring the integrated circuit to receive and transmit radio frequency signals.

30. A method for producing a radio frequency identification device (RFID), the method comprising the following steps:

providing a monolithic integrated circuit having a receiver and a transmitter; and

providing a package configured to carry the integrated circuit.

31. A method in accordance with claim 30, the configuring ste
including providing an antenna coupled with the integrated circuit and
configurable to enable at least one of signal transmitting and signal
receiving.
32. A method for adapting a radio frequency dat

32. A method for adapting a radio frequency data communication device for use at a desired carrier frequency for use in a radio frequency identification (RFID) device, the method comprising the following steps:

providing an integrated circuit having tunable circuitry, the integrated circuit comprising a receiver and a transmitter;

configuring the integrated circuit for connection with a power supply to enable operation,

configuring the integrated circuit to receive and apply radio frequency signals via an antenna, the antenna and the tunable circuitry cooperating in operation there between; and

tuning the tynable circuitry and the antenna to realize a desired carrier frequency from a wide range of possible carrier frequencies.

33. A method for adapting a radio frequency data communication device for use at a desired carrier frequency for use in a radio frequency identification (RFID) device, the method comprising the following steps:

providing an integrated circuit having tunable circuitry, the integrated circuit comprising a receiver and a transmitter;

configuring the integrated circuit for connection with a power supply to enable operation

configuring the integrated circuit to receive and apply radio frequency signals via an antenna, the antenna and the tunable circuitry cooperating in operation there between; and

tuning the antenna to realize a desired carrier frequency from a wide range of possible carrier frequencies.

34. A radio frequency communications device comprising:

an integrated circuit including a transmitter and a receiver, the integrated circuit including a clock recovery circuit recovering a clock frequency from a signal received by the receiver, the clock recovery circuit having a phase lock loop including a voltage controlled oscillator, and a loop filter having a capacitor storing a voltage indicative of a frequency at which the voltage controlled oscillator is oscillating, the integrated circuit using the voltage stored on the capacitor to generate a clock frequency for the transmitter.

35.	. A	radio	freque	ncy comn	nunicatio	nș devic	e in ac	cordanc	e with
claim 34	and f	urther	compr	ising circ	cuitry usi	ng the	voltage	stored (on the
capacitor	to p	roduce	a clo	ck signal	for gen	erating	a trans	mitter o	carrier
frequency	y.		,	/					

36. A radio frequency communications device in accordance with claim 34 wherein the transmitter transmits using differential phase shift keying, and further comprising circuitry using the voltage stored on the capacitor to produce a clock signal, and divider circuitry dividing the clock frequency to generate tones for differential phase shift keyed transmission.

37. A method of recovering a clock frequency from a received radio frequency signal, storing the clock frequency, and using the clock frequency for radio frequency transmission by a transmitter, the method comprising:

providing a clock recovery circuit recovering a clock frequency from a signal received by the receiver, the clock recovery circuit having a phase lock loop including a voltage controlled oscillator, and a loop filter having a capacitor;

using the clock recovery circuit to recover a clock frequency from a received radio frequency signal;

storing on the capacitor a voltage indicative of frequency at which the voltage controlled oscillator is oscillating;

using the voltage stored on the capacitor to generate a clock frequency for use by the transmitter.

- 38. A method in accordance with claim 37 and further comprising the step using the voltage stored on the capacitor to produce a clock signal for generating a transmitter carrier frequency.
- 39. A method in accordance with claim 37 and further comprising the step of using the voltage stored on the capacitor to produce a clock signal for generating tones for frequency shift keyed transmission.

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	

40.	Α	meth	od	in acc	ordance	wit	h cla	im 37	and	further
comprising	the	step	of	dividin	g the	reco	vered	clock	freque	ncy for
generating	tones	for	diffe	erential	phase	shift	ke#ed	transn	nission.	

41. A method of recovering and storing a clock frequency from a received radio frequency signal in a radio frequency identification device including a transmitter and a receiver, the method comprising:

providing a clock recovery circuit recovering a clock frequency from a signal received by the receiver, the clock recovery circuit having a phase lock loop;


using the clock recovery circuit to recover a clock frequency from a received radio frequency signal;

storing in analog form a value indicative of frequency at which the voltage controlled oscillator is oscillating;

using the analog alue to generate a clock frequency for use by the transmitter.

1,

Я



an integrated circuit including a transmitter and a receiver, the transmitter being switchable between a backscatter mode, wherein a carrier for the transmitter is derived from a carrier received from an interrogator spaced apart from the radio frequency communications device, and an active mode, wherein a carrier for the transmitter is generated by the integrated circuit itself.

43. A radio frequency communications device in accordance with claim 42 wherein the transmitter switches between the backscatter and active modes in response to a radio frequency command received by the receiver.

44. A radio frequency communications device comprising:

an integrated circuit including a transmitter and a receiver, the transmitter selectively transmitting a signal using a modulation scheme, the transmitter being switchable for transmission using different modulation schemes.

	45.	A ra	idio fre	quency	commu	nication	s devic	e in/a	cord	lance	with
claim	44	where	n the	transmi	tter is	switcha	ble be	etween	at	least	two
modul	ation	n sche	mes se	lected	from tl	ne grou	p con	isting	of	Frequ	ency
Shift 1	Keyi	ng (FS	K), Bir	nary Pha	se Shif	t Keyin	g (BPS	K), D	irect	Sequ	ence
Spread	d Sp	ectrun	n, On-C	off Keyi	ng (O	OK), An	nplitud	e Mod	ulati	ion (A	λ M),
and M	/lodu	lated	Backsca	itter (M	BS).						

46. A method for adapting modulation schemes of a radio frequency data communication device in a radio frequency identification (RFID) device, the method comprising the following steps:

providing an integrated circuit having switching circuitry, a receiver, a transmitter, and a processor; the integrated circuit having a plurality of transmitting circuits including a first transmitting circuit configured to realize an active transmitter scheme and a second transmitting circuit configured to realize a modulated backscatter scheme;

configuring the integrated circuit for connection with a power supply to enable operation;

configuring the integrated circuit to receive and apply radio frequency signals via an antenna, the antenna and the tunable circuitry cooperating in operation; and

switching the switchable circuitry with respect to the antenna to enable one of the transmitting circuits to realize one of the modulation schemes.

47. A method for adapting modulation schemes of a radio frequency data communication device in a radio frequency identification (RFID) device, the method comprising the following steps:

providing an integrated circuit having switching circuitry, a receiver, a transmitter, and a processor, the integrated circuit including a plurality of transmitting circuits, the plurality of transmitting circuits configured to selectively realize a plurality of modulated backscatter schemes;

configuring the integrated circuit for connection with a power supply to enable operation;

configuring the integrated circuit to receive and apply radio frequency signals via an antenna, the antenna and the tunable circuitry cooperating in operation; and

switching the transmitting circuits with respect to the antenna to enable one of the transmitting circuits to realize one of the modulation schemes.

48. A radio/frequency identification device comprising:

an integrated circuit including a transmitter and a receiver, the integrated circuit being adapted to be connected to a battery, and further including a comparator comparing the voltage of the battery with a predetermined voltage and generating a low battery signal if the voltage of the battery is less than the predetermined voltage.

- 49. A radio frequency identification device in accordance with claim 48 wherein the integrated circuit further comprises a band gap voltage generator which generates a reference voltage, and wherein the predetermined voltage is the reference voltage produced by the band gap voltage generator.
- 50. A radio frequency identification device in accordance with claim 48 wherein the integrated circuit responds to commands received by the receiver from an interrogator, wherein the integrated circuit comprises a status register having a value indicating whether battery voltage is less than the predetermined voltage and wherein the transmitter transmits the value of the status register in response to a command received by the receiver.
- 51. A radio frequency identification device in accordance with claim 48 wherein the transmitter selectively transmits the low battery signal using a radio frequency signal.



52. A method for detecting a low battery condition in a radio frequency data communication device for use in a radio frequency identification (RFID) device, the method comprising the following steps:

providing an integrated circuit having switching circuitry, a receiver, and a transmitter, the integrated circuit including a comparator configured to compare the battery voltage with a predetermined voltage and generate a low battery signal if the battery voltage is less than the predetermined voltage;


configuring the integrated circuit for connection with the battery to enable operation;

configuring the integrated circuit to receive and apply radio frequency signals via an antenna, the antenna and the tunable circuitry cooperating in operation there between;

determining a predetermined voltage for the battery;

comparing the voltage of the battery with the predetermined voltage; and

generating a low battery signal if the voltage of the battery is less than the predetermined voltage.




an integrated circuit including a transmitter and a receiver, the integrated circuit periodically checking if a radio frequency signal is being received by the receiver, the integrated circuit further including a timer setting a time period for the checking, the timer having a frequency lock loop.

- 54. A radio frequency communications device in accordance with claim 53 wherein the frequency lock loop comprises a current controlled oscillator.
- 55. A radio frequency communications device in accordance with claim 53 wherein the integrated circuit is configured to recover a clock frequency from the received signal and wherein the transmitter is configured to use the recovered clock frequency.
- 56. A radio frequency communications device in accordance with claim 53 wherein the integrated circuit switches between a sleep mode, and a higher power mode in which more power is consumed than in the sleep mode.

- 57. A radio frequency communications device in accordance with claim 53 and further comprising a variable value divider connected to the output of the frequency lock loop, the value of the divider being programmable in response to a radio frequency signal received by the receiver so as to program the time period of the checking.
- 58. A radio frequency communications device in accordance with claim 53 wherein the device is configured to receive and process commands from an interrogator transmitting a radio frequency signal and to enable the frequency lock loop only during processing of a command, to calibrate the timer to a clock frequency recovered from a received command.
 - 59. A radio frequency communications device comprising:

an integrated circuit including a transmitter and a receiver, the integrated circuit being configured to periodically check if a radio frequency signal is being received by the receiver, the integrated circuit further including a timer setting a time period for the checking, the timer having a phase lock loop.

60. A radio frequency communications device in accordance with claim 59 wherein a clock frequency is recovered from the received signal and used by the transmitter.



- 62. A radio frequency communications device in accordance with claim 59 wherein the integrated circuit switches between a sleep mode, and a higher power mode in which more power is consumed than in the sleep mode.
- 63. A radio frequency communications device in accordance with claim 59 and further comprising a variable value divider connected to the output of the phase lock loop, the value of the divider being programmable in response to a radio frequency signal received by the receiver so as to program the time period for the checking.
- 64. A radio frequency communications device in accordance with claim 59 wherein the device receives and processes commands from an interrogator transmitting a radio frequency signal, and wherein the phase lock loop is enabled only during processing of a command, to calibrate the timer to a clock frequency recovered from a received command.

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

65. A method for calibrating a clock in a radio frequency data communication device for use in a radio frequency identification (RFID) device, the method comprising the following steps:

providing an integrated circuit having a receiver and a transmitter, the integrated circuit including a timer having a frequency lock loop configured to set a time period for periodically checking if a radio frequency signal is being received by the receiver;

configuring the integrated circuit for connection with a battery to enable operation;

configuring the integrated circuit to receive and apply radio frequency signals via an antenna the antenna and the integrated circuit cooperating in operation there between; and

periodically checking whether a radio frequency signal is being received by the receiver.

66. A radio frequency identification device for receiving and responding to radio frequency commands from an interrogator transmitting a radio frequency signal, the device comprising:

an integrated circuit including a receiver, a transmitter, and a connection pin, the integrated circuit being switchable between a radio frequency receive mode wherein the receiver receives commands via radio frequency, and a direct receive mode wherein commands are received via the connection pin.

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	- 11

	67.	A ra	dio	frequency	identii	ficati	on dev	viće	in	accordance'	with
claim	66	wherein	the	connectio	n pin	is a	serial	/ l inp	ut	pin.	

- 68. A radio frequency identification device in accordance with claim 66 and further comprising a selection pin, and wherein the integrated circuit switches between the radio frequency receive mode and the direct receive mode in response to a signal applied to the selection pin.
- 69. A radio frequency identification device for receiving and responding to radio frequency commands from an interrogator transmitting a radio frequency signal, the device comprising:

an integrated circuit including a receiver, a transmitter, and a digital input pin, the integrated circuit being switchable between a radio frequency receive mode wherein the receiver receives commands via radio frequency, and a direct receive mode wherein commands are received digitally via the digital input pin.

70. A radio frequency identification device in accordance with claim 69 wherein the digital input pin is a serial input pin.

II

71. A radio frequency identification device in accordance with claim 69 and further comprising a selection pin, and wherein the integrated circuit switches between the radio frequency receive mode and the direct receive mode in response to a signal applied to the selection pin.

72. A radio frequency identification device for receiving and responding to radio frequency commands from an interrogator transmitting a radio frequency signal, the device comprising:

an integrated circuit including a receiver, a transmitter, and a connection pin the integrated circuit being switchable between a radio frequency receive mode wherein the receiver receives commands via radio frequency, and a direct receive mode wherein a modulation signal without a carrier is received via the connection pin.

- 73. A radio frequency identification device in accordance with claim 72 wherein the connection pin is a serial input pin.
- 74. A radio frequency identification device in accordance with claim 72 and further comprising a selection pin, and wherein the integrated circuit switches between the radio frequency receive mode and the direct receive mode in response to a signal applied to the selection pin.

75. A radio frequency identification device for receiving and responding to radio frequency commands from an interrogator transmitting a radio frequency signal, the device comprising:

an integrated circuit including a receiver, a transmitter, and a connection pin, the integrated circuit being switchable between a radio frequency transmit mode wherein he receiver transmits responses to the commands via radio frequency, and a direct transmit mode wherein responses are transmitted via the connection pin.

- 76. A radio frequency identification device in accordance with claim 75 wherein the connection pin is a serial output pin.
- 77. A radio frequency identification device in accordance with claim 75 and further comprising a selection pin, and wherein the integrated circuit switches between the radio frequency transmit mode and the direct transmit mode in response to a signal applied to the selection pin.

78. A radio frequency identification device for receiving and responding to radio frequency commands from an interrogator transmitting a radio frequency signal, the device comprising:

an integrated circuit including a receiver, a transmitter, and a digital output pin, the integrated circuit being switchable between a radio frequency transmit mode wherein the receiver transmits responses to the commands via radio frequency, and a direct transmit mode wherein responses are transmitted digitally via the digital output pin.

- 79. A radio frequency identification device in accordance with claim 78 wherein the connection pin is a serial output pin.
- 80. A radio frequency identification device in accordance with claim 78 and further comprising a selection pin, and wherein the integrated circuit switches between the radio frequency transmit mode and the direct transmit mode in response to a signal applied to the selection pin.


б

81. A radio frequency identification device for receiving and responding to radio frequency commands from an interrogator transmitting a radio frequency signal, the device comprising:

an integrated circuit including a receiver, a transmitter, and a connection pin, the integrated circuit being switchable between a radio frequency transmit mode wherein the receiver transmits responses to the commands via radio frequency, and a direct transmit mode wherein a modulation signal without a carrier is transmitted via the connection pin.

- 82. A radio frequency identification device in accordance with claim 81 wherein the connection pin is a serial output pin.
- 83. A radio frequency identification device in accordance with claim 81 and further comprising a selection pin, and wherein the integrated circuit switches between the radio frequency transmit mode and the direct transmit mode in response to a signal applied to the selection pin.

II



providing an integrated circuit having a receiver, a transmitter, and a connection pin, the integrated circuit including a switchable circuit configured to switch between a radio frequency receive mode wherein the receiver receives commands via radio frequency, and a direct receive mode wherein commands are received via the connection pin;

configuring the integrated circuit for connection with a battery; configuring the integrated circuit to receive and transmit radio frequency signals via an antenna, the antenna and the integrated circuit cooperating in operation; and

switching to one of the radio frequency receive mode and the direct receive mode to enable receipt of radio frequency commands or commands received via the connection pin.



5 6

8

9 10

15 16 17

> 18 19

21

20

22 23

24

85. A method comprising the following steps:

providing an integrated circuit having a receiver, a transmitter, and a connection pin, the integrated circuit including a switchable circuit configured to switch between a radio frequency transmit mode wherein the transmitter transmits information via radio frequency, and a direct transmit mode wherein data is transmitted yia the connection pin;

configuring the integrated circuit for connection with a battery; configuring the integrated circuit to receive and transmit radio frequency signals via an antenna, the antenna and the integrated circuit cooperating in operation; and

switching to one of the radio frequency transmit mode and the direct transmit mode to enable transmission of information via radio frequency or via the connection pin.

- 86. An integrated circuit comprising:
- a radio frequency receiver;
- a unique, non-alterable indicia identifying the integrated circuit; and
- a radio frequency transmitter configured to transmit a signal representative of the indicia in response to a command received by the receiver.

- 87. An integrated circuit in accordance with claim 86 and further comprising an antenna coupled to the integrated circuit, a battery coupled to the integrated circuit and powering the integrated circuit, and a tag housing encapsulating the integrated circuit, battery, and antenna.
- 88. An integrated circuit in accordance with claim 86 wherein the integrated circuit comprises a programmable read only memory, and wherein the non-alterable indicia is burned into the programmable read only memory.
- 89. An integrated circuit in accordance with claim 86 wherein the non-alterable indicia comprises laser blown polysilicon links.
- 90. An integrated circuit in accordance with claim 86 wherein the integrated circuit comprises an EEPROM containing the non-alterable indicia.
- 91. An integrated circuit in accordance with claim 86 wherein the integrated circuit comprises a flash ROM containing the non-alterable indicia.

92. A radio frequency identification device comprising:

an integrated circuit including a receiver for receiving radio frequency commands from an interrogation device, and a transmitter for transmitting a signal identifying the device to the interrogator, the transmitter and receiver being formed on a die having a lot number, wafer number, and die number, the integrated circuit including non-alterable indicia identifying the lot number, wafer number, and die number, the transmitter being configured to transmit the non-alterable indicia in response to a manufacturer's command received by the receiver, the transmitted non-alterable indicia being different from the identifying signal.

- 93. A radio frequency identification device in accordance with claim 92 wherein the integrated circuit comprises a programmable read only memory, and wherein the non-alterable indicia is burned into the programmable read only memory.
- 94. An integrated circuit in accordance with claim 92 wherein the non-alterable indicia comprises laser blown polysilicon links.
- 95. An integrated circuit in accordance with claim 92 wherein the integrated circuit comprises an EEPROM containing the non-alterable indicia.

1	
2	
3	
1	
5	
б	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	1
17	
18	
20	
20	
22	
23	
2.1	

	96.	An	integrat	ted ci	rcuit	in	accord	ance	with	claim	92	wh	erein
the	integra	ited	circuit	comp	rises	a	flash	ROM	сог	ntaining	g tl	ne	non-
altei	rable in	ıdicia											

- 97. A radio frequency identification device in accordance with claim 92 and further comprising an antenna coupled to the integrated circuit, a battery coupled to the integrated circuit and powering the integrated circuit, and a tag housing encapsulating the integrated circuit, battery, and antenna.
- 98. A method of tracing manufacturing process problems by tracing the origin of a defective radio frequency identification integrated circuit, the method comprising:

forming a non-alterable indicia on a die for the integrated circuit, the indicia representing the wafer lot number, wafer number, and die number on the wafer, the indicia being not readily ascertainable by a user; and

via radio frequency in response to a manufacturer's command.

99. A method of tracing stolen property including a radio frequency identification integrated circuit, the method comprising:


forming a non-alterable indicia on a die for the integrated circuit, the indicia representing the wafer lot number, wafer number, and die number on the wafer, the indicia being not readily ascertainable by a user; and

via radio frequency in response to a manufacturer's command.

100. A method of tracing/manufacturing process problems in the manufacture of a radio frequency integrated circuit by tracing defect origin, the method comprising the following steps:

providing a detectable signature on the integrated circuit, the signature indicative of one or more of the wafer lot number, wafer number, and die number of a die for the integrated circuit; and

enabling the integrated circuit to transmit the signature via radio frequency responsive to an inquiry command.



an integrated circuit including a /microprocessor, a receiver receiving radio frequency commands from an interrogation device, and a transmitter transmitting a signal dentifying the device to the interrogator, the integrated circuit switching between a sleep mode, and a microprocessor on mode, in which more power is consumed than in the sleep mode, if the microprocessor determines that a signal received by the receiver is a radio frequency command from an interrogation device.

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	

102. A method for conserving power during/operation of a radio frequency identification device (RFID), the method comprising the following steps:

providing a receiver, a transmitter, microprocessor, and wake-up circuitry, the wake-up circuitry configured to selectively supply clock signals to the processor and thus control power consumption of the processor;

configuring the receiver with an antenna to receive radio frequency signals from an interrogation device,

device to the interrogator;

selectively enabling powered wake-up of the receiver to periodically check for presence of radio frequency signals;

detecting whether a radio frequency signal is valid; and depending on whether a radio frequency signal is valid, supplying clock signals to the processor.

103. A method in accordance with claim 102 wherein the receiver, the transmitter, and the wake-up circuitry are provided on an integrated circuit

	١
2	
3	
4	
5	
6	
7	
8	
0	
,	
10	
11	
12	
13	
14	
15	
16	
17	
•	
18	
19	
20	
21	
22	
23	
24	

104.	A method for	or conse	rving pow	er du	ring pper	ation of a	radio
frequency	identification	device	(RFID),	the	method	comprising	the
following :	steps:						

providing a receiver, a transmitter, microprocessor, and wake-up circuitry, the wake-up circuitry configured to selectively supply power to the processor;

configuring the receiver with an antenna to receive radio frequency signals from an interrogation device,

configuring the transmitter to transmit a signal identifying the device to the interrogator;

selectively enabling powered wake-up of the receiver to periodically check for presence of radio frequency signals;

detecting whether a radio frequency signal is valid; and depending on whether a radio frequency signal is valid, supplying power signals to the processor.

105. A method in accordance with claim 104 wherein the receiver, the transmitter, and the wake-up circuitry are provided on an integrated circuit.

106. A radio frequency identification device comprising:

an integrated circuit including a microprocessor, a transmitter, and a receiver, the integrated circuit being switchable between a sleep mode, and a microprocessor on mode in which more power is consumed than in the sleep mode, the integrated circuit being switched from the sleep mode to the microprocessor on mode in response to a direct sequence spread spectrum modulated ratio frequency signal, which has a predetermined number of transitions within a certain period of time, being received by the receiver.

- 107. A method for conserving power in a radio frequency identification device, the method comprising periodically switching from a sleep mode to a receiver on mode and performing the following tests to determine whether to further switch to a microprocessor on mode because a valid radio frequency signal is present:
- (a) determining if any radio frequency signal is present and, if so, proceeding to step (b), and, if not, returning to the sleep mode; and
- (b) determining if the radio frequency signal has a predetermined number of transitions per a predetermined time period and, if so, switching to the microprocessor on mode; and, if not, returning to the sleep mode.

108. A method in accordance with claim 107 wherein the radio
frequency identification device further comprises a clock recovery circuit
recovering a clock from incoming radio frequency signals, the clock
recovery circuit including a phase lock loop and wherein the tests
further comprise determining whether frequency lock is achieved on the
incoming radio frequency signal within a predetermined number of
transitions.

a sleep mode and a mode in which more power is consumed than in the sleep mode, the radio frequency identification device comprising:

a transponder including/a receiver and a transmitter;

means for periodically checking whether any radio frequency signal is being received by the receiver; and

means for determining if a radio frequency signal has a predetermined number of transitions within a predetermined period of time.

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

110. A method for conserving power in a radio frequency identification device, the method comprising periodically switching from a sleep mode to a receiver on mode and performing the following tests to determine whether to further switch to a microprocessor on mode because a valid radio frequency signal is present:

- (a) determining if any radio frequency signal is present and, if so, proceeding to step (b); and, if not, returning to the sleep mode;
- (b) determining if the radio frequency signal is modulated and has a predetermined number of transitions per a predetermined period of time and, if so, proceeding to step (c); and, if not, returning to the sleep mode; and
- (c) determining if the modulated radio frequency signal has a predetermined number of transitions per a predetermined period of time different from the predetermined time of step (b) and, if so, switching to the microprocessor on mode; and, if not, returning to the sleep mode.
- 111. A method in accordance with claim 110 wherein the radio frequency identification device further comprises a clock recovery circuit recovering a clock from incoming radio frequency signals, the clock recovery circuit including a phase lock loop and wherein the tests further comprise determining whether frequency lock is achieved on the incoming radio frequency signal within a predetermined amount of time.

1	112. A method of forming an integrated fircuit including a
2	Schottky diode, the method comprising:
3	providing a p-type substrate;
4	defining an n-type region relative to the substrate;
5	forming an insulator over the n-type region;
6	removing an area of the insulator for definition of a contact hole,
7	and removing an area encircling the contact hole;
8	forming n+regions in the n-type regions encircling the contact
9	hole;
10	depositing a Schottky metal in the contact hole; and
11	annealing the metal to form a silicide interface to the n-type
12	region.
13	
14	113. A method in accordance with claim 112 and further
15	comprising depositing tungsten into the contact hole.
16	
17	114. A method in accordance with claim 113 wherein the
18	tungsten is deposited by chemical vapor deposition.
19	
20	115. A method in accordance with claim 113 and further
21	comprising planarizing the tungsten.
22	
23	,
24	

1	I
2	
3	
1	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
	- 2

Ш

	116) .	Α	meth	od	of	forming	an	integrated	circuit	including	a
Cabatt	1	a:.		+ h a		لمما		:				
Schott	.ку	aie	oae,	tne	met	noa	compris	ing:	- 1			

providing a substrate;

defining a p-type region relative to the substrate;

forming an insulator over the p-//pe region;

removing an area of the insulator for definition of a contact hole, and removing an area encircling the contact hole;

forming p+regions in the p-type regions encircling the contact hole;

depositing a Schottky metal in the contact hole; and annealing the Schottky metal to form a silicide interface to the p-type region.

- 117. A method in accordance with claim 116 and further comprising depositing tyngsten into the contact hole.
- 118. A method in accordance with claim 117 wherein the tungsten is deposited by chemical vapor deposition.
- . 119. A method in accordance with claim 117 and further comprising planarizing the tungsten

1	
2	,
3	
4	
5	
6	
7]
8	
9	1
10	
11	
12	1
13	
14	
15	,
16	
17	
18	
19	
20	
21	
22	
23	
24	

120. A method of forming an integrated circuit including a Schottky diode, the method comprising:

providing a p-type substrate;

defining an n-well region relative to the substrate;

forming a BPSG insulator over the n-well region;

etching away an area of the BPSG for definition of a contact hole, and etching an area envircling the contact hole;

forming n+regions in the n-well regions encircling the contact hole;

depositing titanium in the contact hole; and
annealing the titanium to form a silicide interface to the n-well
region.

- 121. A method in accordance with claim 120 and further comprising depositing turgsten into the contact hole.
- 122. A method in accordance with claim 121 wherein the tungsten is deposited by chemical vapor deposition.
- 123. A method in accordance with claim 121 and further comprising planarizing the tungsten.

1	124. A method of forming an integrated circuit including a
2	Schottky diode, the method comprising:
3	providing an n-type substrate;
4	defining a p-well region relative to the substrate;
5	forming a BPSG insulator over the p-well region;
6	etching away an area of the BPSG for definition of a contact
7	hole, and etching an area encircling the contact hole;
8	forming p+regions in the p-well regions encircling the contact
9	hole;
10	depositing titanium in the contact hole; and
11	annealing the titanium to form a silicide interface to the p-well
12	region.
13	
14	125. A method in accordance with claim 124 and further
15	comprising depositing tungsten into the contact hole.
16	
17	126. A method in accordance with claim 125 wherein the
18	tungsten is deposited/by chemical vapor deposition.
19	
20	127. A method in accordance with claim 125 and further
21	comprising plana izing the tungsten.
22	
23	
24	

1	128. A radio frequency communications system comprising:
2	an antenna;
3	an integrated circuit including a receiver having a Schottky diode
1	detector including a Schottky diode coupled to the antenna; and
5	a current source connected to drive current through the antenna
6	and the Schottky diode.
7	
8	129. A radio frequency communications system in accordance with
9	claim 128 wherein the receiver is inductorless.
10	
11	130. An integrated circuit for radio frequency communications
12	comprising an inductorless radio frequency detector.
13	
14	131. A system comprising:
15	an antenna;
16	a transponder including a receiver having a Schottky diode
17	detector including a Schottky diode having a first terminal coupled to
18	the antenna and having a second terminal; and
19	means for driving current through both the antenna and the
20	Schottky diode in a direction from the first terminal to the second
21	terminal.
22	/
23	
24	
1	

1	
2	
3	
4	
	۱
,	I
6	I
	I
7	
8	
9	
10	
10	
11	
12	
13	
14	
15	l
13	
16	
17	
18	
19	
20	
21	
,,	
22	
23	
24	
	11

122				
132.	А	system	comp	rising

an antenna;

a transponder including a receiver having a Schottky diode detector including a Schottky diode having a first terminal coupled to the antenna and having a second terminal; and

means for driving current through both the antenna and the Schottky diode in a direction from the second terminal to the first terminal.

133. A system comprising:

an antenna;

a transponder including a receiver having a Schottky diode detector including a Schottky diode having an anode coupled to the antenna and having a cathode; and

means for driving current through both the antenna and the Schottky diode in a direction from the anode to the cathode.

134. A radio frequency communications system comprising: an antenna;

an integrated circuit including a receiver having a Schottky diode detector including a Schottky diode having an anode coupled to the antenna and having a dathode, the Schottky diode detector further including a capacitor connected between the cathode and ground, and including a capacitor having a first contact connected to the cathode and having a second contact defining an output of the Schottky diode detector;

a current source connected to the cathode to drive current through the antenna and the Schottky diode in a direction from the anode to the cathode.

135		Α	radio	frequency	communications	system	comprising
an	an	ter	ına;				

an integrated circuit including a receiver having a Schottky diode detector including a Schottky diode having a cathode coupled to the antenna and having an anode, the Schottky diode detector further including a capacitor connected between the anode and ground, and including a capacitor having a first contact connected to the anode and having a second contact defining an output of the Schottky diode detector; and

a current source connected to the anode to drive current through the antenna and the Schottky diode in a direction from the anode to the cathode.

136. A system comprising:

an antenna;

a transponder including a receiver having a Schottky diode detector including a Schottky diode having a cathode coupled to the antenna and having an anode; and

means for driving current through both the antenna and the Schottky diode in a direction from the anode to the cathode.

137. A method for realizing an improved radio frequency detector for use in a radio frequency identification device (RFID), the method comprising the following steps:

providing an integrated circuit and an antenna, the integrated circuit having a receiver and a transmitter the integrated circuit further having a Schottky diode and a current source, with the Schottky diode in operation being coupled to the antenna and the current source, the Schottky diode and antenna cooperating there between to form an inductorless radio frequency detector;

applying a supply of power to the integrated circuit device from a battery; and

applying a desired current across the Schottky diode to impart a desired impedance there across relative to the impedance of the antenna.

138. A frequency lock loop comprising:

a current controlled oscillator including a plurality of selectively engageable current mirrors, the frequency of oscillation of the frequency lock loop varying in response to selection of the current mirrors, the current mirrors including transistors operating in a subthreshold mode.

- 139. A frequency lock loop in accordance with claim 138 and further comprising a current source including a thermal voltage generator, and wherein the selected current mirrors multiply up the current from the current source to a current for controlling the frequency of oscillation.
- 140. A frequency lock loop in accordance with claim 138 wherein the current mirrors are arranged in selectable groups of varying numbers of transistors to define a binary weighting scheme.
- 141. A frequency lock loop in accordance with claim 140 and further comprising digital select lines, and wherein the groups are selected by signals on the digital select lines.
- 142. An integrated circuit comprising a receiver, a transmitter, and a frequency lock loop including a current source having a thermal voltage generator, a current controlled oscillator having a plurality of selectively engageable current mirrors multiplying up the current of the current source, the frequency of oscillation of the frequency lock loop varying in response to selection of the current mirrors, the current mirrors including transistors operating in a subthreshold mode.

	143.	A fre	quenc	y lock	loop	in accor	dance	with	claim	142	wherein
the	current	mirro	rs are	arran	iged in	selectal	ole gro	opps o	of vary	ing	numbers
of	transisto	rs to	define	a bi	inary v	weighting	sch	me.			

- 144. A frequency lock loop in accordance with claim 143 and further comprising digital select lines, and wherein the groups are selected by signals on the digital select/lines.
 - 145. A timing oscillator that consumes less than one milliAmp.
- a current controlled oscillator having a plurality of selectively engageable current mirrors, the frequency of oscillation of the frequency lock loop varying in response to selection of the current mirrors, the method comprising selecting current mirrors to vary frequency of operation, and operating transistors in the current mirrors in subthreshold mode.
- 147. A method in accordance with claim 146 and further comprising using a current source including a thermal voltage generator, and arranging the current mirrors so the engaged current mirrors multiply up the current from the current source to a current for controlling the frequency of oscillation.

	148.	A	metho	bd	in	acco	rda	nce	wit	th	claim	146	an	d	further
comp	rising	arra	nging	the	cur	rent	mi	rrors	in	sele	ectable	grou	ıps	of	varying
numb	ers of	tra	nsisto	rs to	o de	fine	а	binar	y v	weig	hting	schen	ne.		

- 149. A method in accordance with claim 148 and further comprising selecting the groups using digital signals.
- 150. A method of operating an integrated circuit including a receiver, a transmitter, and a frequency lock loop including a current source having a thermal voltage generator, a current controlled oscillator having a plurality of selectively engageable current mirrors multiplying up the current of the current source, the frequency of oscillation of the frequency lock loop varying in response to selection of the current mirrors, the method comprising engaging selected current mirrors and operating transistors in the current mirrors in a subthreshold mode.
- 151. A method in accordance with claim 150 and further comprising arranging the current mirrors in selectable groups of varying numbers of transistors to define a binary weighting scheme.
- 152. A method in accordance with claim 151 and further comprising selecting the groups using signals on digital select lines.

I

153. An amplifier powered by a selectively engageable voltage source, the amplifier comprising:

first and second electrodes for receiving an input signal to be amplified, the input electrodes being adapted to be respectively connected to coupling capacitors;

a differential amplifier having inputs respectively connected to the first and second electrodes, and having an output;

selectively engageable resistances between the voltage source and respective inputs of the differential amplifier and defining, with the coupling capacitors, the high pass characteristics of the circuit; and

second selectively engageable resistances between the voltage source and respective inputs of the differential amplifier, the second resistances respectively having smaller values that the first mentioned resistances, the second resistances being engaged then disengaged in response to the voltage source being engaged.

- 154. An amplifier in accordance with claim 152 and further comprising coupling capacitors respectively connected to the first and second electrodes.
- 155. An amplifier in accordance with claim 152 and further comprising a voltage divider, and wherein the first mentioned and second resistances are connected to the voltage source via the voltage divider.

1	
2	
3	-
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	

- 156. An amplifier in accordance with claim 152 wherein the first mentioned resistances comprise respective transistors.
- 157. An amplifier in accordance with claim 152 wherein the first mentioned resistances comprise respective p-type transistors.
- 158. An amplifier in accordance with claim 152 wherein the second resistances comprise respective transistors.
- 159. An amplifier in accordance with claim 152 wherein the second resistances comprise respective p-type transistors.

3

5

6

8

9

10

11

12

13

14

15

16

17

18

19

20


21

22

160. A radio frequency identification device comprising:

an integrated circuit including a migroprocessor, a receiver receiving radio frequency commands from an interrogation device, and a transmitter transmitting a signal identifying the device to interrogator, the integrated circuit switching between a sleep mode, and a microprocessor on mode, in which more power is consumed than in the sleep mode, if the microprocessor/determines that a signal received by the receiver is a radio frequency command from an interrogation device, the integrated circult further including an amplifier powered by a selectively engageable woltage source engaged in the microprocessor on mode but not in the sleep mode, the amplifier including first and second electrodes for receiving an input signal to be amplified, the input electrodes being adapted to be respectively connected to coupling capacitors, a differential amplifier having inputs respectively connected to the first and second electrodes, and having an output, selectively engageable resistances between the voltage source and respective inputs of the differential amplifier, second selectively engageable resistances between the voltage source and respective inputs of the differential amplifier, the second/resistances respectively having smaller values that the first mentioned/resistances, the second resistances being engaged then disengaged in response to the integrated circuit switching from the sleep mode to the microprocessor on mode.

23



powered by a voltage source and including first and second electrodes for receiving an input signal to be amplified, the input electrodes being adapted to be respectively connected to coupling capacitors; a differential amplifier having inputs respectively connected to the first and second electrodes, and having an output; and selectively engageable resistances between the voltage source and respective inputs of the differential amplifier, the method comprising:

shorting around the selectively engageable resistances for a predetermined amount of time in response to the voltage source being engaged.

168. A method in accordance with claim 167 wherein the shorting step comprises engaging selectively engageable second resistances respectively connected in parallel with the first mentioned resistances and having respective resistance values lower than the first mentioned resistances.

169. A radio frequency communications system comprising: an antenna;

an integrated circuit including a receiver having a Schottky diode detector including a Schottky diode having an anode coupled to the antenna and having a cathode, the Schottky diode detector further including a capacitor connected between the cathode and ground, and including a capacitor having a first contact connected to the cathode and having a second contact defining an output of the Schottky diode detector, the integrated circuit further including a clock recovery circuit recovering a clock from rising edges only of a signal at the output of the Schottky diode detector; and

a current source connected to drive current through the antenna and the Schottky diede in a direction from the anode to the cathode.

170. A radio frequency communications system comprising:

an integrated circuit including a receiver having a Schottky diode detector including a Schottky diode having a cathode coupled to the antenna and having an anode, the Schottky diode detector further including a capacitor connected between the anode and ground, and including a capacitor having a first contact connected to the anode and having a second contact defining an output of the Schottky diode detector, the integrated circuit further including a clock recovery circuit recovering a clock from falling edges only of a signal at the output of the Schottky diode detector; and

a current source connected to drive current through the antenna and the Schottky diode in a direction from the anode to the cathode.

171. A method of recovering a clock in a radio frequency communications system, the method comprising:

providing an antenna;

providing a receiver having a Schottky diode detector including a Schottky diode having are anode coupled to the antenna and having a cathode, the Schottky diode detector further including a capacitor connected between the cathode and ground, and including a capacitor having a first contact connected to the cathode and having a second

contact defining an ontput of the Schottky diode detector;

driving current through the antenna and the Schottky diode in a direction from the anode to the cathode; and

recovering a clock from rising edges only of a signal at the output of the Schottky diode detector.

I

172. A method of recovering a clock in a radio frequency communications system, the method comprising:

providing an antenna;

providing a receiver having a Schottky diode detector including a Schottky diode having a cathode coupled to the antenna and having an anode, the Schottky diode detector further including a capacitor connected between the anode and ground, and including a capacitor having a first contact connected to the anode and having a second contact defining an output of the Schottky diode detector;

driving current through the antenna and the Schottky diode in a direction from the appode to the cathode; and

recovering a clock from falling edges only of a signal at the output of the Schottky diode detector.

1	1
	I
	I
2	I
	1
3	1
	İ
4	1
5	
-	H
	I
0	I
	H
7	I
	I
8	I
	I
o	I
,	I
	1
10	I
	۱
11	I
	l
12	
	1
13	I
	I
14	
15	I
	╢
10	۱
17	
18	
	۱
19	
30	
20	١
21	١
	I
22	-
32	
23	
24	

	173.	Α	stage	for	a	voltage	controlled	oscillator,	the	stage
compr	ising:									

- a first transistor having a control electrode defining a first input, and having first and second power electrodes, the first power electrode defining a first node;
- a second transistor having a control electrode defining a second input, and having first and second power electrodes, the first power electrode of the second transistor defining a second node;
- a current source connected to the second power electrodes of the first and second transistors and directing current away from the second power electrodes of the first and second transistors; and

means defining a variable resistance connecting the first and second nodes to a supply voltage.

1	174. A stage for a voltage controlled oscillator, the stage
2	comprising:
3	a first p-channel transistor having a gate defining a control node,
4	having a source adapted to be connected to a supply voltage, and
5	having a drain;
6	a second p-channel transistor having a gate connected to the
7	control node, having a source connected to the supply voltage, and
8	having a drain;
9	a first n-channel transistor having a gate defining a first input,
10	having a drain connected to the drain of the first p-channel transistor
11	and defining a first node, and having a source;
12	a second n-channel transistor having a gate defining a second
13	input, having a drain connected to the drain of the second p-channel
14	transistor and defining a second node, and having a source;
15	a current source connected to the sources of the first and second
16	n-channel transistors directing current from the sources of the first and
17	second n-channel transistors;
18	a first resistor/connected between the supply voltage and the drain
19	of the first n-type transistor;
20	a second resistor connected between the supply voltage and drain
21	of the second/n-type transistor;
22	a first source follower having an input connected to the first node
23	and having an output defining a first output of the stage; and
24	

1	a second source follower having an input connected to the second
2	node and having an output defining a second output of the stage.
3	
4	175. A transmitter including a ring oscillator having a chain of
5	stages, each stage comprising:
6	a first p-channel transistor having a gate defining a control node,
7	having a source adapted to be connected to a supply voltage, and
8	having a drain;
9	a second p-channel transistor having a gate connected to the
10	control node, having a source connected to the supply voltage, and
11	having a drain;
12	a first n-channel transistor having a gate defining a first input,
13	having a drain connected to the drain of the first p-channel transistor
14	and defining a first node, and having a source;
15	a second n-channel transistor having a gate defining a second
16	input, having a drain connected to the drain of the second p-channel
17	transistor and defining a second node, and having a source;
18	a current source connected to the sources of the first and second
19	n-channel transistors directing current from the sources of the first and
20	second n-channel transistors;
21	a first resistor connected between the supply voltage and the drain
22	of the first n-type transistor;
23	a second resistor connected between the supply voltage and drain
24	of the second n-type transistor;

11

12

13

15

18

19

20

21

22

23

	a first
and	having
	a seco
node	and h
	176.
conti	rolled o
inpu	t nodes
betw	een a s
prov	iding ar
volta	ge, and
	177.
	a first
	a seco
	a freq
to tl	he first
	a pha
sinus	soidal w

	a	first	so	urce	follower	havi	ng an	input	conn	ected	10	the	first	node
nd	hav	ing	an	outp	ut defin	ing a	first	outpu	t of	the	/ stage	e; a	and	

- a second source follower having an input connected to the second node and having an output defining a second output of the stage.
- 176. A method of varying frequency in a stage of a voltage controlled oscillator having two input transistors having gates defining input nodes and having drain to source paths adapted to be connected between a supply voltage and a current source, the method comprising providing an impedance between the input transistors and the supply voltage, and varying the impedance.
 - 177. A frequency doubler comprising:
 - a first Gilbert cell;
 - a second Gilbert cell coupled to the first Gilbert cell;
- a frequency generator/configured to apply a first sinusoidal wave to the first Gilbert cell; and
- a phase shifter applying a sinusoidal wave shifted from the first sinusoidal wave to the second Gilbert cell.

2

3

6

8

10

11

12

13

14

15

16

17

18

19

20

21

22

23

178. A frequency doubler comprising:

a first Gilbert cell including a first pair of transistors having sources that are connected together, a second pair of transistors having sources that are connected together, a first one of the transistors of the first pair having a gate defining a first input node and a first one of the transistors of the second pair having a gate connected to the first input node, a second one of the fransistors of the first pair having a gate defining a second input node and a second one of the transistors of the second pail having a gate connected to the second input node. the first transistor of the first pair having a drain, and the second transistor of the second pair having a drain connected to the drain of the first transistor of the first pair, the second transistor of the first pair having a drain, and/the first transistor of the second pair having a drain connected to the drain of the second transistor of the first pair, a third pair including first and second transistors having sources coupled together, the first transistor of the third pair having a drain connected to the source of the second transistor of the first pair, the second transistor/of the third pair having a drain connected to the source of the second transistor of the second pair, and a current source connected to the sources of the third pair and forward biasing the third pair, the second transistor of the third pair having a gate defining a third input /node, and the first transistor of the third pair having a gate defining a fourth input node; and

3

5

6

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

a second Gilbert cell including a first pair of transistors having sources that are connected together, a second pair of transistors having sources that are connected together, a first one/of the transistors of the first pair of the second cell having a gate defining a first input node and a first one of the transistors of the second cell having a gate connected to the first input node of the second cell, a second one of the transistors of the first/pair of the second cell having a gate defining a second input node of the second cell and a second one of the transistors of the second pair of the second cell having a gate connected to the second input node of the second cell, the first transistor of the first pair of the second cell having a drain, and the second transistor of the second pair of the second cell having a drain connected to the drain of the first transistor of the first pair of the second cell, the second transistor of the first pair of the second cell having a drain, and the first transistor of the second pair of the second cell having a drain connected to the drain of the second transistor of the first pair of the second cell, a third pair including first and second transistors having sources coupled together, the first transistor of the third pair of the segond cell having a drain connected to the source of the second transistor of the first pair of the second cell, the second transistor of the third pair of the second cell having a drain connected to the source of the second transistor of the second pair of the second cell, and a current source connected to the sources of the third pair of the second/cell and forward biasing the third pair of the second cell.

defining a third input node of the second cell, and the first transistor of the third pair of the second cell having a gate defining a fourth input node of the second cell; the drain of the second transistor of the first pair of the second cell being connected to the drain of the second transistor of the first pair of the second cell being connected to the drain of the second transistor of the second pair of the second cell being connected to the drain of the second transistor of the second cell being connected to the first input node of the second cell being connected to the fourth input node of the first cell, the third input node of the second cell being connected to the fourth input node of the second cell being connected to the first cell, and the fourth input node of the first cell being connected to the first input node of the first cell.

179. A method of doubling frequency without using a feedback loop, the method comprising:

providing a first Gilbert cell;

providing a second Gilbert cell coupled to the first Gilbert cell; applying a first sinusoidal wave to the first Gilbert cell; and applying a sinusoidal wave shifted from the first sinusoidal wave

to the second Gilbert cell.

1
2
3
1
5
6
7
8
9
,,
"
12
13
14
15
16
17
18
/ ⁹
20
21
22
23
24

180.	Α	pseudo	random	number	generator	comprising:
		F				A CAMP LIGHT

a linear feedback shift register switchably operable in a first mode, and in a second mode wherein the shift register consumes more power than in the first mode.

181. A method of generating a pseudo random number, the method comprising:

providing a linear faedback shift register;

providing an oscillator which generates clock signals used by the linear feedback shift register for shifting; and

providing a first power level to the oscillator when a pseudo random number is required, and providing a second power level, lower than the first power level, to the oscillator at other times.

182. A method of generating a pseudo random number, the method comprising:

providing a linear/feedback shift register;

providing an oscillator which generates clock signals used by the linear feeback shift register for shifting; and operating the oscillator at a first frequency in response to a request for a pseudo random number, and operating the oscillator at a second frequency lower than the first frequency after the pseudo random number is generated.


183. A method in accordance with claim 182 and further comprising supplying power to the oscillator from a thermal voltage generator to cause the oscillator to operate at the second frequency.

184. A system comprising:

- a microprocessor operating at a frequency;
- a linear feedback shift register operable in a low power mode, wherein the shift register operates at a frequency below the frequency of the microprocessor, and a high power mode wherein the shift register consumes more power than in the low power mode, operates at the frequency of the microprocessor, and shifts data into the microprocessor.

185. A radio frequency identification device/comprising:

an integrated circuit including a receiver, a transmitter, a thermal voltage generator, a microprocessor operating at a frequency, a linear feedback shift register operable in a low power mode, wherein the shift register operates at a frequency below the frequency of the microprocessor, and a high power mode wherein the shift register consumes more power than in the low power mode, operates at the frequency of the microprocessor, and shifts data into the microprocessor, an oscillator supplying clock signals to the shift register, and current mirrors supplying current to each stage of the shift register, the current mirrors being referenced to the thermal voltage generator when the shift register is in the low power mode, and, when the shift register is in the high power mode, connected to a supply voltage potential greater than the potential provided by the thermal voltage generator.



2

186. A method of generating a pseudo random number, the method comprising:

providing a thermal voltage generator, a linear feedback shift register, an oscillator supplying clock signals to the shift register, and current mirrors supplying current to each stage of the shift register;

referencing the current mirrors to the thermal voltage generator when no pseudo random number is required; and

connecting the current mirrors to a supply voltage potential greater than the potential provided by the thermal voltage generator when a pseudo random number is required.

- 187. An integrated circuit comprising a receiver and a transmitter sharing a common antegna.
- 188. A method of using an integrated circuit including a receiver and a transmitter, the method comprising connecting the receiver and transmitter to a common antenna.

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
15	
10	
17	
18	
19	
20	
21	
22	
23	

189. An integrated circuit comprising	189.	Αn	integrated	circuit	comprising
---------------------------------------	------	----	------------	---------	------------

- a die including a transmitter having an antenna output and a detector having an antenna input;
 - a package housing the die;
- a first contact connected to the antenna output and accessible from outside the package;
- a second contact connected to the antenna input and accessible from outside the package; and
- a short electrically connecting the first contact to the second contact outside the package.

having a transmitter including an antenna output and a detector including an antenna output, the integrated circuit further including a package housing the die, a first contact connected to the antenna output and accessible from outside the package, and a second contact connected to the antenna input and accessible from outside the package, the method comprising:

electrically shorting the first contact to the second contact outside the package.

191. A transceiver comprising:

an antenna having a first end connected to a bias voltage, and having a second end;

a detector including a Schottky diode having an anode connected to the second end of the antenna; and

a transmitter having an output connected to the second end of the antenna.

192. A transceiver in accordance with claim 191 wherein the Schottky diode has a cathode, and further comprising a current source directing current in the direction from the anode to the cathode.

193. A transceiver in accordance with claim 191 wherein the receiver and transmitter do not operate simultaneously.

194. A transceiver in accordance with claim 191 wherein the Schottky diode has a cathode, and wherein the detector and transmitter do not operate simultaneously, the transceiver further comprising a current source directing current in the direction from the anode to the cathode, and a pullup transistor connected to the cathode and configured to connect the cathode to the bias voltage when the transmitter is operating.

1	195. A radio frequency identification device comprising:
2	an integrated circuit including both a receiver and a transmitter;
3	a first antenna connected to the receiver; and
4	a second antenna connected to the transmitter.
5	
6	196. A radio frequency identification device in accordance with
7	claim 195 wherein the receiver includes a Schottky diode having a
8	cathode and an anode, and further comprising a current source directing
9	current in the diffection from the anode to the cathode.
10	
11	197. A radio frequency identification device in accordance with
12	claim 195 wherein the receiver and transmitter do not operate
13	simultaneously.
14	
15	198. A transceiver comprising:
16	a loop antenna having a first end connected to a bias voltage,
17	and having a second end;
18	a second antenna;
19	a detector including a Schottky diode having an anode connected
20	to the second end of the antenna; and
21	a transmitter having an output connected to the second antenna.
22	
23	
24	

199. A transceiver in accordance with claim 198 wherein the
Schottky diode has a cathode, and further comprising a current source
directing current in the direction from the anode to the cathode.
200. A transceiver in accordance with claim 198 wherein the
receiver and transmitter do not operate simultaneously.
201. A transceiver comprising:

an antenna having a first end connected to a bias voltage, and having a second end;

a detector including a Schottky diode having an anode connected to the second end of the antenna; and

an active transmitter having an output connected to the second end of the antenna.

- 202. A transceiver in accordance with claim 201 wherein the Schottky diode has a cathode, and further comprising a current source directing current in the direction from the anode to the cathode.
- 203. A transceiver in accordance with claim 201 wherein the receiver and transmitter do not operate simultaneously.

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

204. A transceiver in accordance with claim 201 wherein the Schottky diode has a cathode, and wherein the detector and transmitter do not operate simultaneously, the transceiver further comprising a current source directing current in the direction from the anode to the cathode, and a pullup transistor connected to the cathode and configured to connect the cathode to the bias voltage when the transmitter is operating.

205. A transceiver comprising:

an antenna having a first end, and having a second end;

a detector including a Schottky diode having a cathode connected to the second end of the antenna and defining a potential at the second end of the antenna, the first end of the antenna being connected to a potential lower than the potential of the second end of the antenna; and

a backscatter transmitter including a transistor having a first power electrode connected to the first end of the antenna, a second power electrode connected to the second end of the antenna, and a control electrode adapted to have a modulation signal applied thereto.

206. A transceiver in accordance with claim 205 and further comprising a current source directing current in the direction from the anode to the cathode.

1	207. A transceiver in accordance with claim. 205 wherein the
2	receiver and transmitter do not operate simultaneously.
3	
1	208. A transceiver in accordance with claim 205 and further
5	comprising an integrated circuit package housing the detector and
6	transmitter, and wherein the antenna is external of the package.
7	
8	209. A transceiver comprising:
9	a loop antenna having a first end connected to a bias voltage,
0	and having a second end;
1	a detector including Schottky diode having an anode connected
12	to the second end of the antenna;
13	a backscatter transmitter having a first output and having a
14	second output;
15	a capacitor connected between the first output and the first end
16	of the antenna; and
17	a capacitor connected between the second output and the second
18	end of the antenna.
19	
20	210. A transceiver in accordance with claim 209 wherein the
21	Schottky diode has a cathode, and further comprising a current source
22	directing current in the direction from the anode to the cathode.
23	,

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
2 4	H

21	1.	A	transceive	r i	n ac	cordance	with	claim	209	wherein	the
receiver	and	tı	ransmitter	do	not	operate	simulta	aneousl	y.		

- 212. A transceiver in accordance with claim 209 and further comprising an integrated circuit package housing the detector and transmitter, and wherein the first and second capacitors are external of the package.
- 213. A method of configuring a transceiver including a backscatter transmitter having first and second outputs, and a detector having a Schottky diode including an anode, the method comprising:

applying a bias voltage to a first end of an antenna;

connecting a second end of the antenna to the anode;

connecting a capacitor/between the first output and the first end of the antenna; and

connecting a capacitor between the second output and the second end of the antenna.

- 214. A method in accordance with claim 213 wherein the Schottky diode has a cathode, and further comprising directing current in the direction from the anode to the cathode.
- 215. A method in accordance with claim 213 wherein the receiver and transmitter do not operate simultaneously.

1	216. A method in accordance with claim 213 and further
2	comprising housing the detector and transmitter in an integrated circuit
3	package, and connecting the first and second capacitors external of the
4	package.
5	
6	217. A method of arranging a transceiver including a backscatter
7	transmitter and a detector having a Schottky diode including a cathode,
8	the method comprising:
9	connecting a first end of an antenna to a ground potential;
10	connecting a second end of the antenna to the cathode; and
11	connecting a first power electrode of a transistor to the first end
12	of the antenna
13	connecting a second power electrode connected to the second end
14	of the antenna; and
15	connecting a control electrode of the transistor to a modulation
16	signal.
17	
18	218. A method in accordance with claim 217 and further
19	comprising a current source directing current in the direction from the
20	anode to the cathode.
21	
22	219. method in accordance with claim 217 wherein the receiver
23	and transmitter do not operate simultaneously.
	/

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	

2	220.	Α	method	l in	accorda	nce v	vith	claim	/ 21	7 and	further
compri	sing	hou	sing the	dete	ector and	trans	mitte	rin	an i	ntegrated	circuit
packag	e, a	nd l	ocating	the a	antenna e	externa	al of	th#	pack	age.	

221. A method of determining when a phase lock loop achieves frequency lock relative to a desired frequency, the phase lock loop including a voltage controlled oscillator having a control node and oscillating at a frequency responsive to the voltage applied to the control node, the method comprising:

crossing the voltage that would result in the phase lock loop tracking the desired frequency in a first direction;

crossing the voltage that would result in the phase lock loop tracking the desired frequency in a second direction opposite the first direction; and

indicating that frequency lock has been achieved.

- 222. A method in accordance with claim 221 and further comprising adjusting the voltage in the first direction after the second mentioned crossing step and before the indicating step.
- 223. A method in accordance with claim 221 wherein the first mentioned crossing comprises adjusting, using steps, the voltage applied to the control node.

224. A method in accordance with claim 223 wherein the second mentioned crossing comprises adjusting the voltage applied to the control node using steps smaller than the steps used in the first mentioned crossing.

225. A method in accordance with claim 221 and further comprising adjusting the voltage in the first direction after the second mentioned crossing step and before the indicating step, and wherein the adjusting comprises using a step smaller than the steps used in the first mentioned crossing.

226. A method of determining when requency lock occurs relative to a desired frequency, the method comprising:

providing a phase lock loop including a voltage controlled oscillator that oscillates at a frequency responsive to voltage applied to the voltage controlled oscillator;

applying a voltage to the voltage controlled oscillator to produce a frequency of oscillation less than the desired frequency;

increasing the voltage applied to the voltage controlled oscillator using one or more steps of a first size;

using one or more steps of a second size smaller than the first size;

decreasing the voltage applied to the voltage controlled oscillator using one or more steps of a third size smaller than the second size;

increasing the voltage applied to the voltage controlled oscillator using a step of the third size; and

indicating that lock has occurred in response to the increase of the step of the third size.

227. A method in accordance with claim 226 wherein the phase lock loop tracks a timing signal.

1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	

					im 226 when		_
controlled	oscillator	has a	contro	ol node,	and where	in the	voltage
controlled	oscillator	oscillates	at a	frequency	responsive	to the	voltage
applied to	the conti	rol node.					

229. A method of determining when a phase lock loop achieves frequency lock relative to a desired frequency, the phase lock loop including a voltage controlled oscillator having a control node and oscillating at a frequency responsive to the voltage applied to the control node, the method comprising:

increasing the voltage applied to the control node to a voltage above the voltage that would result in the phase lock loop tracking the desired frequency;

decreasing the voltage applied to the control node to a voltage below the voltage that would result in the phase lock loop tracking the desired frequency; and

increasing the voltage applied to the control node and indicating that frequency lock has been achieved.

230. A method in accordance with claim 229 wherein the first mentioned increasing of the voltage applied to the control node comprises increasing in steps the voltage applied to the control node.

231. A method in accordance with claim 230 wherein the decreasing of the voltage applied to the control node comprises decreasing the voltage applied to the control node using steps smaller than the steps used in the first mentioned increasing of the voltage applied to the control node.

232. A method in accordance with flaim 230 wherein the second mentioned increasing of the voltage applied to the control node comprises increasing the voltage applied to the control node using a step smaller than the steps used in the first mentioned increasing of the voltage applied to the control node.

233. A radio frequency identification device comprising:

an integrated circuit including a microprocessor, a transmitter, and a receiver, the integrated circuit periodically switching between a sleep mode, and a receiver-on mode in which more power is consumed than in the sleep mode, and further including a selectively engageable timer preventing switching from the sleep mode to the receiver-on mode for a predetermined amount of time.

234. A radio frequency identification device in accordance with claim 233 wherein the timer is a countdown timer.

I

2

3

5

6

8

9

10

11

12

13

15

16

17

18

19

20

21

22

23

24

235. A radio frequency identification device in accordance with claim 233 wherein the timer comprises a counter.

236. A radio frequency identification device in accordance with claim 233 wherein the timer is set by a radio frequency signal received by the receiver.

237. A radio requency identification device comprising:

an integrated circuit including a microprocessor, a transmitter, and a receiver, the integrated circuit periodically switching between a sleep mode, and a receiver-on mode in which more power is consumed than in the sleep mode, and further including means for selectively preventing switching from the sleep mode to the receiver-on mode for a predetermined amount of time.

- 238. A radio frequency identification device in accordance with claim 237 wherein the means comprises a countdown timer.
- 239. A radio frequency identification device in accordance with claim 237 wherein the means comprises a counter.
- 240. A radio frequency identification device in accordance with claim 237 wherein the means prevents switching from the sleep mode in response to a radio frequency signal received by the receiver.

241. A radio frequency identification device comprising:

an integrated circuit including a microprocessor, a transmitter, and a receiver, the integrated circuit being switchable between a sleep mode, and a mode in which more power is consumed than in the sleep mode, the integrated circuit being switched from the sleep mode to the mode in which more power is consumed in response to a direct sequence spread spectrum modulated radio frequency signal being received by the receiver which has a predetermined number of transitions within a certain period of time, the integrated circuit further including a selectively engageable timer which prevents switching from the sleep mode for a period of time regardless of whether a signal is subsequently received by the receiver which has the predetermined number of transitions within a certain period of time.

- 242. A radio frequency identification device in accordance with claim 241 wherein the timer is a countdown timer.
- 243. A radio frequency identification device in accordance with claim 241 wherein the timer comprises a counter.
- 244. A radio frequency identification device in accordance with claim 241 wherein the timer is set by a radio frequency signal received by the receiver.

1	245. A method for conse
2	identification device, the method c
3	periodically switching from a
1	and performing tests to determin
5	microprocessor on mode because
6	present; and
7	selectively disabling the period
8	a predetermined amount of time.
9	
10	246. A method for cons
11	claim 245 wherein the selective d
12	a radio frequency command.
13	
14	247. A method for conserv
15	245 wherein the selective disabling

245. A method for conserving power in a radio frequency dentification device, the method comprising:

periodically switching from a sleep mode to a receiver on mode and performing tests to determine whether to further switch to a microprocessor on mode because a valid radio frequency signal is present; and

selectively disabling the periodic switching from the sleep mode for predetermined amount of time.

- 246. A method for conserving power in accordance with claim 245 wherein the selective disabling is performed in response to a radio frequency command.
- 247. A method for conserving power in accordance with claim 245 wherein the selective disabling is performed in response to a radio frequency command, and wherein the selective disabling cannot be cancelled by a subsequent radio frequency command.
- 248. A method in accordance with claim 245 wherein the step of selectively disabling comprises setting a timer.
- 249. A method in accordance with claim 245 wherein the step of selectively disabling comprises setting a countdown timer.

16

17

18

19

20

21

22

23

б

250. A	method	in	accor	danc	e with	claim	2	245	wherei	n the
predetermined	amount	of	time	is	selected	via	а	rad	io free	quency
command.										

- 251. A method in accordance with claim 245 wherein the predetermined amount of time is variable.
- 252. A method in accordance with claim 245 wherein the predetermined amount of time is selectable from a number of available amounts of time.

